

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER POR PATENTS PO Box 1430 Alexandria, Virginia 22313-1450 www.wepto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/675,748	09/30/2003	Nasser Nouri	33226/324001; P8928	8004
32615 7590 08/15/2908 OSHA LIANG L.L.P./SUN 1221 MCKINNEY, SUITE 2800			EXAMINER	
			LO, SUZANNE	
HOUSTON, TX 77010			ART UNIT	PAPER NUMBER
			2128	
			NOTIFICATION DATE	DELIVERY MODE
			05/15/2008	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

lord@oshaliang.com hernandez@oshaliang.com DOCKETING@OSHALIANG.COM

Application No. Applicant(s) 10/675,748 NOURI ET AL. Office Action Summary Examiner Art Unit SUZANNE LO 2128 -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS. WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 22 January 2008. 2a) ☐ This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1-5.8.11.15.18.19.22.25.28 and 31-39 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) _____ is/are allowed. 6) Claim(s) 1-5,8,11,15,18,19,22,25,28 and 31-39 is/are rejected. 7) Claim(s) _____ is/are objected to. 8) Claim(s) _____ are subject to restriction and/or election requirement. Application Papers 9) The specification is objected to by the Examiner. 10) ☐ The drawing(s) filed on 30 September 2003 is/are: a) ☐ accepted or b) ☐ objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. Attachment(s) 1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413) Paper No(s)/Mail Date. Notice of Draftsparson's Catent Drawing Review (CTO-948) 5) Notice of Informal Patent Application 3) Information Disclosure Statement(s) (PTO/SB/08)

Paper No(s)/Mail Date _

6) Other:

Application/Control Number: 10/675,748 Page 2

Art Unit: 2128

DETAILED ACTION

 Claims 1-5, 8, 11, 15, 18-19, 22, 25, 28, 31-39 have been presented for examination. The Request for Continued Examination submitted 01/22/08 is acknowledged.

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

2. Claim 28 is rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter. Specifically, the claims are directed to software per se (configured simulators, comparator, and user data). While claim 28 is directed towards means for performing a method of evaluating a simulation of a circuit design, it does not necessarily inherit hardware components as the specification provide multiple means for doing so (software simulator [0003]).

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 31-32, 34-35, and 37-38 are rejected under 35 U.S.C. 112, second paragraph, as being
indefinite for failing to particularly point out and distinctly claim the subject matter which applicant
regards as the invention.

Claims 31-32, 35, and 37-38 recite the limitation wherein a simulator executes a single simulation image in lockstep. However, lockstep is the simultaneous execution of two processes but claims 31-32, 35, and 37-38 only recite lockstep performance of a single simulation image. It is unclear how a single Art Unit: 2128

simulation image is performed in lockstep. As such, claims 31-32, 35, and 37-38 are not treated on the merits

Claim 34 recites the limitation "wherein the step of executing the first simulation image on the test simulator" and it is unclear what is the intended scope of the claims. Claim 34 appear to be attempting to limit the limitation, "the step of executing the first simulation image on the test simulator" but does not state any further limitations to the step of executing. Additionally, it is unclear how the first simulation image is executed on the test simulator as the parent claim 11 stipulates that first simulation image is executed on the reference simulator. Therefore claim 34 is not treated on the merits.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- Determining the scope and contents of the prior art.
- Ascertaining the differences between the prior art and the claims at issue.
- Resolving the level of ordinary skill in the pertinent art.
- Considering objective evidence present in the application indicating obviousness or nonobviousness.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner

Art Unit: 2128

to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

 Claims 1-5, 8, 11, 15, 18-19, 22, 25, 28, 34, and 39 are rejected under 35 U.S.C. 103(a) as being unpatentable over McNamara et al. (U.S. Patent No. 6,141,630) in view of Cavanaugh et al. (U.S. Patent No. 6,871,298 BI).

As per claim 1, McNamara is directed to a system for evaluating a simulation of a circuit design comprising: a processor; a reference simulator configured to generate golden data by executing a first simulation image using the processor, wherein the first simulation image is complied from a first implementation of the circuit design (column 5, lines 32-45); a test simulator (column 3, lines 34-37 and Figure 1, testbench 108) configured to generate test data by executing a second simulation image. wherein the second simulation image is compiled from a second implementation of the circuit design (column 4, line 66 - column 5, line 4); and a comparator configured to select a portion of the test data (column 4, lines 46-57 and column 5, 38-57), use a mapping rule of a plurality of mapping rules to identify a portion of the golden data associated with the portion of the test data, and generate a comparison result by comparing the portion of the golden data to the portion of the test data before the execution of the second simulation image on the test simulator has completed (column 7, lines 18-36); and wherein the comparison result is used to debug at least one selected from the group of the circuit design and the test simulator, by correcting and displaying an error detected in the comparison result (column 7, lines 19-31) but fails to explicitly disclose wherein the plurality of mapping rules map an internal hierarchy of the first implementation of the simulation design to an internal hierarchy of the second implementation.

Hollander teaches wherein the plurality of mapping rules map an internal hierarchy of the first implementation of the simulation design to an internal hierarchy of the second implementation (column 12, lines 40-49). It would have been obvious to an ordinary person skilled in the art at the time of the

Art Unit: 2128

invention to combine the method of verifying a simulation design of McNamara with the mapping rules of Hollander in order to reduce the likelihood of the occurrence of a state explosion problem (column 13, lines 38-46).

As per claim 2, the combination of McNamara and Cavanaugh already discloses the system of claim 1 further comprising: a golden data repository storing the golden data (McNamara, column 5, lines 32-45).

As per claim 3, the combination of McNamara and Cavanaugh already discloses the system of claim 1, wherein comparing the portion of the golden data to the portion of the test data occurs dynamically (McNamara, column 7, lines 19-36).

As per claim 4, the combination of McNamara and Cavanaugh already discloses the system of claim 3 further comprising: a buffer to store the golden data (McNamara, column 5, lines 32-45).

As per claim 5, the combination of McNamara and Cavanaugh already discloses the system of claim 4, wherein the comparator is configured to wait to compare the portion of the test data until after the golden data is stored in the buffer (McNamara, column 5, lines 32-45).

As per claim 8, the combination of McNamara and Cavanaugh already discloses the system of claim 1, wherein the mapping rule is obtained while the test simulator is halted (Hollander, column 12, lines 40-49).

As per claim 11, McNamara is directed to a method of evaluating a simulation of a circuit design comprising: executing a first simulation image on a reference simulator to obtain golden data, wherein the first simulation image is obtained by compiling a first implementation of the circuit design (column 5, lines 32-45); executing a second simulation image on a test simulator to obtain test data, wherein the second simulation image is obtained by compiling a second implementation of the circuit design (column 3, lines 34-37 and Figure 1, testbench 108) to obtain test data (column 4, line 66 – column 5, line 4); selecting a portion of the test data (column 4, lines 46-57 and column 5, 38-57); using a mapping rule of

Art Unit: 2128

a plurality of mapping rules to identify a portion of the golden data associated with the portion of the test data (column 7, lines 18-36); and comparing the portion of the golden data to the portion of the test data to obtain a comparison result (column 7, lines 18-36) wherein the comparison result is used to debug at least one selected from the group of the simulation design and the test simulator, by correcting and displaying an error detected in the comparison result (column 7, lines 19-31) but fails to explicitly disclose wherein the plurality of mapping rules map an internal hierarchy of the first implementation of the simulation design to an internal hierarchy of the second implementation.

Hollander teaches wherein the plurality of mapping rules map an internal hierarchy of the first implementation of the simulation design to an internal hierarchy of the second implementation (column 12, lines 40-49). It would have been obvious to an ordinary person skilled in the art at the time of the invention to combine the method of verifying a simulation design of McNamara with the mapping rules of Hollander in order to reduce the likelihood of the occurrence of a state explosion problem (column 13, lines 38-46).

As per claim 15, the combination of McNamara and Cavanaugh already discloses the method of claim 11 further comprising: storing the golden data in a golden data repository (McNamara, column 5, lines 32-45).

As per claim 18, the combination of McNamara and Cavanaugh already discloses the method of claim 11, wherein the step of comparing the selected golden data to the selected test data waits on storing the golden data in a buffer (McNamara, column 5, lines 32-45).

As per claim 19, the combination of McNamara and Cavanaugh already discloses the method of claim 11, wherein the step of selecting a portion of the test data is performed dynamically (McNamara, column 4, lines 46-57).

Art Unit: 2128

As per claim 22, the combination of McNamara and Cavanaugh already discloses the method of claim 21, wherein the step of executing the simulation image is halted to obtain the user data (McNamara, column 4, lines 46-57).

As per claims 25 and 39, McNamara is directed to a computer system for evaluating a simulation design comprising: a processor; a memory; a storage device; and software instructions (column 6, lines 20-31) stored in the memory for enabling the computer system to perform method steps with the same limitations as claims 11 and 36 and is therefore rejected over the same prior art combination.

As per claim 28, McNamara is directed to an apparatus (column 6, lines 20-31) for evaluating a simulation design comprising means for method steps with the same limitations as claims 11 and is therefore rejected over the same prior art combination.

5. Claims 33 and 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over McNamara et al. (U.S. Patent No. 6,141,630) in view of Hollander (U.S. Patent No. 6,182,258 B1) in further view of Gupte et al. (U.S. Patent No. 5,812,416).

As per claim 33, the combination of McNamara and Hollander already discloses the system of claim 1 but fails to explicitly disclose wherein the portion of the test data is generated after the golden data is generated. Gupte teaches generating golden data before generating test data (Figure 5, column 6, lines 52-63). McNamara, Hollander, and Gupte are analogous art because they are all from the same field of endeavor, evaluating a simulation of a circuit design. It would have been obvious to an ordinary person skilled in the art at the time of the invention to combine the system of evaluating a simulation of McNamara and Hollander with the generation order of golden and test data of Gupte in order to allow the operation of an ASIC to be verified during various states of synthesis (Gupte, column 2, lines 15-20).

Application/Control Number: 10/675,748 Page 8

Art Unit: 2128

As per claim 36, the combination of McNamara and Hollander already discloses the method of claim 11 but fails to explicitly disclose wherein the portion of the test data is generated after the golden data is generated. Gupte teaches generating golden data before generating test data (Figure 5, column 6, lines 52-63). McNamara, Hollander, and Gupte are analogous art because they are all from the same field of endeavor, evaluating a simulation of a circuit design. It would have been obvious to an ordinary person skilled in the art at the time of the invention to combine the system of evaluating a simulation of McNamara and Hollander with the generation order of golden and test data of Gupte in order to allow the operation of an ASIC to be verified during various states of synthesis (Gupte, column 2, lines 15-20).

Response to Arguments

- Applicant's arguments filed 01/22/08 have been fully considered but they are not persuasive.
- 7. The 35 U.S.C. 101 rejection is withdrawn for claim 1-8 due to the amended claims. The 101 rejection is maintained for claim 28 are directed to software per se, all elements of the apparatus of claim 28 can consist solely of software reference simulator, test simulator, comparator, test data with no accompanying medium. While claim 28 is directed towards means for performing a method of evaluating a simulation of a circuit design, it does not necessarily inherit hardware components as the specification provide multiple means for doing so (software simulator (0003)).
- Applicant's arguments with respect to the prior art rejection have been considered but are moot in view of the new grounds of rejection.

Conclusion

- 9. The prior art made of record is not relied upon because it is cumulative to the applied rejection. These references include:
 - U.S. Patent No. 6,678,645 B1 issued to Rajsuman et al. on 01/13/04.
 - 2. U.S. Patent No. 6,625,759 B1 issued to Petsinger et al. on 09/23/03.

Art Unit: 2128

3. U.S. Patent No. 7,139,936 B2 issued to Petsinger et al. on 11/21/06.

U.S. Patent No. 6,606,721 B1 issued to Gowin, Jr. et al. on 08/12/03.

5. U.S. Patent No. 5,928,334 issued to Mandyam et al. on 07/27/99.

6. U.S. Patent No. 5,920,490 issued to Peters on 07/06/99.

7. U.S. Patent Application Publication 2005/0120278 A1 published by Smith et al. on 06/02/05.

All Claims are rejected.

Any inquiry concerning this communication or earlier communications from the examiner should

be directed to Suzanne Lo whose telephone number is (571)272-5876. The examiner can normally be

reached on M-F, 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

Kamini Shah can be reached on (571)272-2297. The fax phone number for the organization where this

application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application

Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available

through Private PAIR only. For more information about the PAIR system, see http://pair-

direct uspto gov. Should you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Suzanne Lo Patent Examiner

Art Unit 2128

SL

05/07/08